share article

Share on facebook
Share on twitter
Share on linkedin

Using signal level attenuation and self-biasing to create translation circuits with fewer external components

Each type of clock logic features a different common-mode voltage and swing level. Because of these differences, clock logic translation needs to be implemented between the driver and receiver sides in system design.

To continue reading this article you need to become a member

Please REGISTER as a member to get access to our content
Already a member? Login below

Member Benefits

  • Full online back issue archive
  • Access to online only features

Share this article

Share on facebook
Share on twitter
Share on linkedin

Member Login

This content is for members only

Please REGISTER as a member to get access to our content
Already a member? Login below

Member Benefits

  • Full online back issue archive
  • Access to online only features

Member
Only
Content

Welcome to our brand-new website and membership platform!

Become a member of Electronics World today to:

  • Access all editorial, case studies and digital issues
  • Broaden your knowledge of the latest technologies being implemented by your peers
  • Keep up to date with expert perspective & analysis from the world of electronics